Research Intern - Design Verification at Microsoft

Research Intern - Design Verification

Redmond, Washington, United States
  • Redmond, Washington, United States

Save save Research Intern - Design Verification to job cart
  • Job number 1217016
  • Date posted Nov 29, 2021
  • Travel None
  • Profession Research
  • Role type Individual Contributor
  • Employment type Internship

Virtual Internship
Participation in the Research Internship Program requires that you are physically located in the United States or Canada for the duration of the internship.
Research Internships at Microsoft provide a dynamic environment for research careers with a network of world-class research labs led by globally-recognized scientists and engineers. Our researchers and engineers pursue innovation in a range of scientific and technical disciplines to help solve complex challenges in diverse fields, including computing, healthcare, economics, and the environment.
The Azure Hardware Architecture team innovates using a mix of algorithmic innovation, custom hardware, and framework-level software that interfaces to the hardware. We're looking for a research intern to develop a design verification framework that can be easily adapted to verify different hardware designs described in RTL. A successful candidate will have a strong background in design and formal verification, experience with SystemVerilog and UVM is desirable.

Responsibilities

Interns put inquiry and theory into practice. Alongside fellow doctoral candidates and some of the world’s best researchers, interns learn, collaborate, and network for life. Interns not only advance their own careers, but they also contribute to exciting research and development strides. During the 12-week internship, students are paired with mentors and expected to collaborate with other interns and researchers, present findings, and contribute to the vibrant life of the community. Research internships are available in all areas of research, and are offered year-round, though they typically begin in the summer.

Qualifications

In addition to the qualifications below, you’ll need to submit a minimum of two reference letters for this position. After you submit your application, a request for letters may be sent to your list of references on your behalf. Note that reference letters cannot be requested until after you have submitted your application, and furthermore, that they might not be automatically requested for all candidates. You may wish to alert your letter writers in advance, so they will be ready to submit your letter.

Required Qualifications

  • Must be currently enrolled in a PhD program in Electrical Engineering or Computer Engineering with focus on Design Verification.

Participation in the Research Internship Program requires that you are physically located in the United States or Canada for the duration of the internship.

Preferred Qualifications

  • Must be currently enrolled in a PhD program in Electrical Engineering or Computer Engineering with focus on Design Verification.
  • Knowledge of Verilog/SystemVerilog/UVM is desirable.
  • Experience with design verification framework is desirable.

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the .
Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.

Benefits and Perks


  • Industry leading healthcare
  • Giving programs
  • Opportunities to network and connect
  • Discounts on products and services

Resources


Save save Research Intern - Design Verification to job cart

Remember to mention that you found this position on SDU Jobbank